View IDT72V14320L10BBI_1796635.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 november 2003 dsc-6163/2 ? 2003 integrated device technology, inc. all rights reserved. product specifications subject to change without notice. 3.3v multimedia fifo 16 bit v-iii, 32 bit vx-iii family up to 1 mb density idt and the idt logo are registered trademarks of integrated device technology, inc. industrial temperature range idt72v15160 idt72v14320 idt72v16160 idt72v15320 idt72v17160 idt72v16320 idt72v18160 idt72v17320 idt72v19160 idt72v18320 idt72v19320 features: ? ? ? ? ? choose among the following memory organizations: commercial v-iii vx-iii idt72v15160 - 4,096 x 16 idt72v14320 - 1,024 x 32 idt72v16160 - 8,192 x 16 idt72v15320 - 2,048 x 32 idt72v17160 - 16,384 x 16 idt72v16320 - 4,096 x 32 idt72v18160 - 32,768 x 16 idt72v17320 - 8,192 x 32 idt72v19160 - 65,536 x 16 idt72v18320 - 16,384 x 32 idt72v19320 - 32,768 x 32 ? ? ? ? ? up to 100 mhz operation of the clocks ? ? ? ? ? 5v input tolerant ? ? ? ? ? auto power down minimizes standby power consumption ? ? ? ? ? master reset clears entire fifo ? ? ? ? ? partial reset clears data, but retains programmable settings ? ? ? ? ? empty, full and half-full flags signal fifo status ? ? ? ? ? programmable almost-empty and almost-full flags, each flag can default to one of eight preselected offsets ? ? ? ? ? program programmable flags through serial input ? ? ? ? ? output enable puts data outputs into high impedance state ? ? ? ? ? jtag port, provided for boundary scan function (pbga only) ? ? ? ? ? available in a 80-pin (v-iii) thin quad flat pack, 128-pin(vx-iii) thin quad flat pack (tqfp) or a 144-pin (vx-iii) plastic ball grid array (pbga) (with additional features) ? ? ? ? ? industrial temperature range (?40 c to +85 c) ? ? ? ? ? high-performance submicron cmos technology functional block diagram * available on the vx-iii pbga package only. reset logic flag logic write control read control fifo array wclk wen d0 - dn data in x16, x32 mrs hf paf q0 - qn data out x16, x32 rclk ren ff oe prs pae ef si sen ld fsel0 pfm fsel1 6163 drw01 jtag control (boundary scan) tck tms tdo tdi trst * * * * * *
2 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo pin configurations (16-bit v-iii family) tqfp (pn80-1, order code: pf) top view description: the idt v-iii and vx-iii multimedia fifos are exceptionally deep, high speed, cmos first-in-first-out (fifo) memories with independent clocked read and write controls and high density offerings up to 1 mbit. each fifo has a data input port (d n ) and a data output port (q n ). the frequencies of both the rclk (read port clock) and the wclk (write port clock) signals may vary from 0 to f s ( max) with complete independence. there are no restrictions on the frequency of the one clock input with respect to the other. these fifos have five flag pins, ef (empty flag), ff (full flag), hf (half- full flag), pae (programmable almost-empty flag) and paf (programmable almost-full flag). pae and paf can be programmed independently to switch at any point in memory. programmable offsets determine the flag switching threshold and can be loaded with the serial interface to any user desired value or by default values. eight default offset settings are provided, so that pae can be set to switch at a predefined number of locations from the empty boundary and the paf threshold can also be set at similar predefined values from the full boundary. the default offset values are set during master reset by the state of the fsel0, fsel1, and ld pins. for serial programming, sen together with ld on each rising edge of wclk, are used to load the offset registers via the serial input (si). during master reset ( mrs ) the read and write pointers are set to the first location of the fifo. note: 1. dnc = do not connect. dnc (1) oe 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 gnd gnd d0 d1 d2 gnd d3 gnd d4 d5 d6 d7 d8 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 60 59 v cc q0 gnd gnd dnc (1) q2 q3 q4 q5 gnd q7 q8 q9 index wen sen dnc (1) q6 v cc 6163 drw02 20 1 v cc v cc v cc gnd v cc v cc 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 21 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 80 79 wclk prs mrs ld si ff paf gnd fsel0 hf fsel1 gnd gnd v cc pae pfm ef gnd rclk ren d9 gnd gnd d10 d11 d12 d13 d14 d15 gnd q15 q14 gnd q13 q12 v cc q11 q10 gnd dnc (1) q1
3 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo tqfp: (pk128-1, order code: pf) top view the partial reset ( prs ) also sets the read and write pointers to the first location of the memory. however, the programmable flag settings existing before partial reset remain unchanged. prs is useful for resetting a device in mid- operation, when reprogramming programmable flags would be undesirable. it is also possible to select the timing mode of the pae (programmable almost- empty flag) and paf (programmable almost-full flag) outputs. the timing modes can be set to be either asynchronous or synchronous for the pae and paf flags. if asynchronous pae / paf configuration is selected, the pae is asserted low on the low-to-high transition of rclk. pae is reset to high on the low- to-high transition of wclk. similarly, the paf is asserted low on the low- to-high transition of wclk and paf is reset to high on the low-to-high transition of rclk. if synchronous pae / paf configuration is selected , the pae is asserted and updated on the rising edge of rclk only and not wclk. similarly, paf is asserted and updated on the rising edge of wclk only and not rclk. the mode desired is configured during master reset by the state of the programmable flag mode (pfm) pin. if, at any time, the fifo is not actively performing an operation, the chip will automatically power down. once in the power down state, the standby supply current consumption is minimized. initiating any operation (by activating control inputs) will immediately take the device out of the power down state. the idt v-iii and vx-iii family of fifos are fabricated using idt?s high speed submicron cmos technology. pin configurations (32-bit vx-iii family) v cc oe 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 gnd d4 v cc d5 gnd d6 d7 d8 gnd d9 d10 gnd gnd d11 d12 d13 d14 d15 gnd d16 d17 gnd v cc d19 d20 gnd d21 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 102 101 q0 gnd gnd q4 q5 q6 q7 q8 dnc (1) q9 q10 gnd gnd dnc (1) q11 q12 q13 q14 q15 gnd q16 q17 dnc (1) q18 q19 q20 gnd q21 q22 index wen sen dnc (1) d18 v cc v cc v cc v cc v cc v cc dnc (1) v cc ren rclk pae pfm ef gnd gnd v cc gnd gnd gnd fs1 gnd hf fs0 gnd gnd paf v cc ff si ld mrs prs wclk 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 128 127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 d22 d23 d24 d25 gnd gnd d26 d27 d29 d30 d31 gnd q31 q30 q29 q28 q27 q26 gnd dnc (1) q25 q23 104 103 q24 v cc v cc d28 d0 d1 d2 d3 q1 q2 q3 6163 drw03 note: 1. dnc - do not connect.
4 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo pbga: 1mm pitch, 13mm x 13mm (bb144-1, order code: bb) top view pin configurations-continued (32-bit vx-iii family) note: 1. dnc - do not connect. wen wclk paf ff hf gnd ef rclk ren oe q0 sen gnd prs ld mrs fs0 fs1 v cc gnd pfm v cc q1 d0 d1 d2 si gnd v cc v cc gnd pae gnd q3 q2 d3 d4 d5 v cc v cc gnd gnd v cc v cc q6 q5 q4 d6 d9 d8 v cc q9 q8 q7 d7 d10 d11 q12 q11 q10 d14 d13 d12 q13 q14 q15 d17 d16 d15 v cc q16 q17 q18 d20 d19 d18 v cc q19 q20 q21 d23 d22 d21 d28 d31 v cc v cc tdo q29 q22 q23 d25 d27 d30 tms tck q31 q28 q26 d24 d26 d29 trst tdi q30 q27 q25 q24 dnc a1 ball pad corner a b c d e f g h j k l m 12 3 4 5 6 7 8 9 1011 12 6163 drw03b gnd gnd gnd gnd gnd gnd gnd gnd v cc gnd gnd gnd gnd v cc gnd gnd v cc v cc gnd gnd gnd gnd gnd v cc v cc v cc v cc v cc v cc gnd gnd gnd dnc dnc dnc
5 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo pin description symbol name i/o description d 0 ?dn data inputs i data inputs for a 16 or 32-bit bus ef empty flag o ef indicates the fifo memory is empty. see table 2. ff full flag o ff indicates the fifo memory is full. see table 2. fsel0 (1) flag select bit 0 i during master reset, this input along with fsel1 and the ld pin, will select the default offset values for the programmable flags pae and paf . there are up to eight possible settings available. fsel1 (1) flag select bit 1 i during master reset, this input along with fsel0 and the ld pin will select the default offset values for the programmable flags pae and paf . there are up to eight possible settings available. hf half-full flag o hf indicates the fifo memory is more than half-full. hf is asserted when the number of words written into the fifo reaches n 2+1, where n is the total depth of the fifo. see table 2. ld load i during master reset, the state of the ld input along with fsel0 and fsel1, determines one of eight default offset values for the pae and paf flags and serial programming mode. after master reset, ld must be high and should only toggle low together with sen to start serial loading of the flag offsets. mrs master reset i mrs initializes the read and write pointers to zero and sets the output register to all zeroes. during master reset, the fifo is configured for one of eight programmable flag default settings, serial programming of the offset settings and synchronous versus asynchronous programmable flag timing modes. oe output enable i oe controls the output line drivers . pae programmable o pae goes low if the number of words in the fifo memory is less than offset n, which is stored in the empty offset almost-empty flag register. pae goes high if the number of words in the fifo memory is greater than or equal to offset n. paf programmable o paf goes high if the number of free locations in the fifo memory is more than offset m, which is stored in the almost-full flag full offset register. paf goes low if the number of free locations in the fifo memory is less than or equal to m. pfm (1) programmable i during master reset, a low on pfm will select asynchronous programmable flag timing mode. a high on pfm flag mode will select synchronous programmable flag timing mode. prs partial reset i prs initializes the read and write pointers to zero and sets the output register to all zeroes. during partial reset, the serial programming method or programmable flag settings are all retained. q 0 ?qn data outputs o data outputs for an 16 or 32-bit bus. outputs are not 5v tolerant regardless of the state of oe . rclk read clock i when enabled by ren , the rising edge of rclk reads data from the fifo memory. ren read enable i ren enables rclk for reading data from the fifo memory. sen serial enable i sen enables serial loading of programmable flag offsets. sen must be high during master reset and should only toggle low together with ld to start serial loading of the flag offsets. si serial in i at maser reset this pin is low. after master reset, this pin functions as a serial input for loading offset registe rs. wclk write clock i enabled by wen , the rising edge of wclk writes data into the fifo. wen write enable i wen enables wclk for writing data into the fifo memory. v cc +3.3v supply i these are v cc supply inputs and must be connected to the 3.3v supply rail. gnd ground i ground pins. note: 1. inputs should not change state after master reset. * *please continue to next page for more pin descriptions for pbga package.
6 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo pin description (32-bit vx-iii pbga package only) symbol name i/o description tck (1) jtag clock i clock input for jtag function. one of four terminals required by ieee standard 1149.1-1990. test operations of the device are synchronous to tck. data from tms and tdi are sampled on the rising edge of tck and outputs change on the falling edge of tck. if the jtag function is not used this signal needs to be tied to gnd. tdi (1) jtag test data i one of four terminals required by ieee standard 1149.1-1990. during the jtag boundary scan operation, test data input serially loaded via the tdi on the rising edge of tck to either the instruction register, id register and bypass register. an internal pull-up resistor forces tdi high if left unconnected. tdo (1) jtag test data o one of four terminals required by ieee standard 1149.1-1990. during the jtag boundary scan operation, test data output serially loaded output via the tdo on the falling edge of tck from either the instruction register, id register and bypass register. this output is high impedance except when shifting, while in shift-dr and shift-ir controller states. tms (1) jtag mode select i tms is a serial input pin. one of four terminals required by ieee standard 1149.1-1990. tms directs the device through its tap controller states. an internal pull-up resistor forces tms high if left unconnected. trst (1) jtag reset i trst is an asynchronous reset pin for the jtag controller. the jtag tap controller does not automatically reset upon power-up, thus it must be reset by either this signal or by setting tms= high for five tck cycles. if the tap controller is not properly reset then the fifo outputs will always be in high-impedance. if the jtag function is used but the user does not want to use trst , then trst can be tied with mrs to ensure proper fifo operation. if the jtag function is not used then this signal needs to be tied to gnd. an internal pull-up resistor forces trst high if left unconnected. note: 1. these pins are for the jtag port. please refer to pages 15-19 and figures 2-4.
7 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo absolute maximum ratings symbol rating industrial unit v term (2) terminal voltage ?0.5 to +4.5 v with respect to gnd t stg storage ?55 to +125 c temperature i out dc output current ?50 to +50 ma notes: 1. stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. v cc terminal only. notes: 1. with output deselected, ( oe v ih ). 2. characterized values, not currently tested. dc electrical characteristics (industrial: v cc = 3.3v 0.15v, t a = -40 c to +85 c; jedec jesd8-a compliant) capacitance (t a = +25 c, f = 1.0mhz) symbol parameter (1) conditions max. unit c in (2) input v in = 0v 10 pf capacitance c out (1,2) output v out = 0v 10 pf capacitance symbol parameter min. typ. max. unit v cc (1) supply voltage industrial 3.15 3.3 3.45 v gnd supply voltage industrial 0 0 0 v v ih (2) input high voltage industrial 2.0 ? 5.5 v v il (3) input low voltage industrial ? ? 0.8 v t a operating temperature industrial -40 ? 85 c notes: 1. v cc = 3.3v 0.15v, jedec jesd8-a compliant. 2. outputs are not 5v tolerant. 3. 1.5v undershoots are allowed for 10ns once per cycle. idt72v15160, idt72v14320 idt72v16160, idt72v15320 idt72v17160, idt72v16320 idt72v18160, idt72v17320 idt72v19160, idt72v18320 idt72v19320 industrial t clk = 10ns symbol parameter min. max. unit i li (1) input leakage current ?1 1 a i lo (2) output leakage current ?10 10 a v oh output logic ?1? voltage, i oh = ?2 ma 2.4 ? v v ol output logic ?0? voltage, i ol = 8 ma ? 0.4 v i cc1 (3,4,5) active power supply current ? 40 ma i cc2 (3,6) standby current ? 15 ma notes : 1. measurements with 0.4 v in v cc . 2. oe v ih, 0.4 v out v cc. 3. tested with outputs open (i out = 0). 4. rclk and wclk toggle at 20 mhz and data inputs switch at 10 mhz. 5. typical i cc1 = 4.2 + 1.4*f s + 0.02*c l *f s (in ma) with v cc = 3.3v, t a = 25 c, f s = wclk frequency = rclk frequency (in mhz, using ttl levels), data switching at f s /2, c l = capacitive load (in pf). 6. all inputs = v cc - 0.2v or gnd + 0.2v, except rclk and wclk, which toggle at 20 mhz. recommended dc operating conditions
8 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo ac electrical characteristics (industrial: v cc = 3.3v 0.15v, t a = -40 c to +85 c; jedec jesd8-a compliant) notes: 1. pulse widths less than minimum values are not allowed. 2. values guaranteed by design, not currently tested. industrial idt72v15160l10 idt72v14320l10 idt72v16160l10 idt72v15320l10 idt72v17160l10 idt72v16320l10 idt72v18160l10 idt72v17320l10 idt72v19160l10 idt72v18320l10 idt72v19320l10 symbol parameter min. max unit f s clock cycle frequency ? 100 mhz t a data access time 2 6.5 ns t clk clock cycle time 10 ? ns t clkh clock high time 4.5 ? ns t clkl clock low time 4.5 ? ns t ds data setup time 3.5 ? ns t dh data hold time 0.5 ? ns t ens enable setup time 3.5 ? ns t enh enable hold time 0.5 ? ns t lds load setup time 3.5 ? ns t ldh load hold time 0.5 ? ns t rs reset pulse width (1) 10 ? ns t rss reset setup time 15 ? ns t rsr reset recovery time 10 ? ns t rsf reset to flag and output time ? 15 ns t olz output enable to output in low z (2) 0?ns t oe output enable to output valid 2 6 ns t ohz output enable to output in high-z (2) 26ns t wff write clock to ff ? 6.5 ns t ref read clock to ef ? 6.5 ns t pafa clock to asynchronous programmable almost-full flag ? 16 ns t pafs write clock to synchronous programmable almost-full flag ? 6.5 ns t paea clock to asynchronous programmable almost-empty flag ? 16 ns t paes read clock to synchronous programmable almost-empty flag ? 6.5 ns t hf clock to hf ?16ns t skew1 skew time between rclk and wclk for ef and ff 7?ns t skew2 skew time between rclk and wclk for pae and paf 10 ? ns
9 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo input pulse levels gnd to 3.0v input rise/fall times 3ns (1) input timing reference levels 1.5v output reference levels 1.5v output load for t clk = 10ns see figure 1 ac test conditions figure 1. output load * includes jig and scope capacitances. ac test loads v ih oe v il t oe & t olz v cc 2 v cc 2 100mv 100mv t ohz 100mv 100mv output normally low output normally high v ol v oh v cc 2 v cc 2 6163 drw04a output enable output disable output enable & disable timing note: 1. ren is high. 6163 drw04 330 ? 30pf* 510 ? 3.3v d.u.t.
10 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo idt72v14320, 72v15360 ld fsel1 fsel0 offsets n,m lh l511 l l h 255 l l l 127 lh h63 hl l31 hh l15 hl h7 hh h3 idt72v16320, 72v17320, 72v18320, 72v19320 idt72v15160, 72v16160, 72v17160, 72v18160 ld fsel1 fsel0 offsets n,m h l l 1,023 lh l511 l l h 255 l l l 127 lh h63 hh l31 hl h15 hh h7 idt72v19160 ld fsel1 fsel0 offsets n,m h l l 1,023 l h l 8,191 l l h 16,383 l l l 127 l h h 4,095 hh l511 h l h 2,047 h h h 255 all devices ld fsel1 fsel0 program mode h x x serial (3) table 1 default programmable flag offsets notes: 1. n = empty offset for pae . 2. m = full offset for paf . 3. as well as selecting serial programming mode, one of the default values will also be loaded depending on the state of fsel0 & fsel1. functional description to write data into to the fifo, write enable ( wen ) must be low. data presented to the data in lines will be clocked into the fifo on subsequent transitions of the write clock (wclk). after the first write is performed, the empty flag ( ef ) will go high. subsequent writes will continue to fill up the fifo. the programmable almost-empty flag ( pae ) will go high after n + 1 words have been loaded into the fifo, where ?n? is the empty offset value. the default setting for these values are stated in the footnote of table 1. this parameter is also user programmable. if one continued to write data into the fifo, and we assumed no read operations were taking place, the half-full flag ( hf ) would toggle to low once d/2+1 (d= total number of words) was written into the fifo. continuing to write data into the fifo will cause the programmable almost-full flag ( paf ) to go low. again, if no reads are performed, the paf will go low after (d-m). the offset ?m? is the full offset value. the default setting for these values are stated in the footnote of table 1. this parameter is also user programmable. when the fifo is full, the full flag ( ff ) will go low, inhibiting further write operations. if no reads are performed after a reset, ff will go low after d writes to the fifo. if the fifo is full, the first read operation will cause ff to go high. subsequent read operations will cause paf and hf to go high. if further read operations occur, without write operations, pae will go low when there are n words in the fifo, where n is the empty offset value. continuing read operations will cause the fifo to become empty. when the last word has been read from the fifo, the ef will go low inhibiting further read operations. ren is ignored when the fifo is empty. the ef and ff outputs are double register-buffered outputs. programming flag offsets full and empty flag offset values are user programmable. the idt v-iii and vx-iii fifos have internal registers for these offsets. there are two ways to program the flag offset values. selecting one of the eight pre-set values during master reset or serial programming. default flag offsets there are eight default offset values selectable during master reset. these offset values are shown in table 1. programming offsets with default values ( ld , sen pins) : with the ld pin together with the fsel0 and fsel1 the user has the option to choose one of eight preset values for both offset registers. during master reset the ld pin can be either high or low depending on the selected value. after master reset, ld must be high and should not change state. sen should be high during and after master reset and should not change state. a total of 20 bits for the idt72v14320 22 bits for the idt72v15320 24 bits for the idt72v15160, idt72v16320 26 bits for the idt72v16160, idt72v17320 28 bits for the idt72v17160, idt72v18320 30 bits for the idt72v18160, idt72v19320 32 bits for the idt72v19160 has to be loaded serial for the two ( paf , pae ) registers. serial programming mode offset values can also be programmed into the fifo by serial loading method. the offset registers may be programmed (and reprogrammed) any time after master reset. valid programming ranges are from 0 to d-1. serial programming of offset values ( ld , sen pins) : in order to select serial programming the ld pin has to be high during master. both, ld and sen pin have to toggle to low in order to initial the serial programming. ld should be high during normal fifo operation. if serial programming mode has been selected then programming of pae and paf values can be achieved by using a combination of the ld , sen , wclk and si input pins. programming pae and paf proceeds as follows: when ld and sen are set low, data on the si input are written, one bit for each wclk rising edge, starting with the empty offset lsb and ending with the full offset msb.
11 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo 6163 drw05 table 2 ? status flags for idt standard mode f f p a f h f p a e e f hhhl l hh h lh h hhh h hhlh h h l lh h l l lh h 0 1 to n (1) (n+1) to 512 513 to (1,024-(m+1)) (1,024-m) to 1,023 1,024 idt72v14320 00 (n+1) to 1,024 (n+1) to 2,048 1,025 to (2,048-(m+1)) 2,049 to (4,096-(m+1)) (2,048-m) to 2,047 (4,096m) to 4,095 2,048 4,096 f f p a f h f p a e e f hhhl l hh h lh h hhh h hhlh h h l lh h l l lh h 0 (n+1) to 4,096 4,097 to (8,192-(m+1)) (8,192-m) to 8,191 8,192 idt72v17320 00 (n+1) to 8,192 (n+1) to 32,768 8,193 to (16,384-(m+1)) 32,769 to (65,536-(m+1)) (16,384-m) to 16,383 (65,536-m) to 65,535 16,384 65,536 idt72v18320 idt72v19160 number of words in fifo 1 to n (1) 1 to n (1) 1 to n (1) 1 to n (1) 1 to n (1) number of words in fifo idt72v15320 idt72v16320 idt72v15160 idt72v16160 idt72v17160 0 (n+1) to 16,384 16,385 to (32,768-(m+1)) (32,768-m) to 32,767 32,768 idt72v19320 1 to n (1) idt72v18160 note: 1. see table 1 for values for n, m.
12 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo wclk rclk x x xx x x xx l d 0 0 x 1 1 1 0 w e n 0 1 1 0 x 1 1 r e n 1 0 1 x 0 1 1x s e n 1 1 1 x x x 0 no operation write memory read memory no operation invalid operation operation serial flag programming 1 bit for each rising wclk edge starting with empty offset (lsb) ending with full offset (msb) 6163 drw06 invalid operation table 3 flag offset programming, state of ld and sen after master reset using the serial method, individual registers cannot be programmed selectively. pae and paf can show a valid status only after the complete set of bits (for all offset registers) has been entered. the registers can be reprogrammed as long as the complete set of new offset bits is entered. when ld is low and sen is high, no serial write to the registers can occur. write operations to the fifo are allowed before and during the serial programming sequence. in this case, the programming of all offset bits does not have to occur at once. a select number of bits can be written to the si input and then, by bringing ld and sen high, data can be written to fifo memory via d n by toggling wen . when wen is brought high with ld and sen restored to a low, the next offset bit in sequence is written to the registers via si. if an interruption of serial programming is desired, it is sufficient either to set ld low and deactivate sen or to set sen low and deactivate ld . once ld and sen are both restored to a low level, serial offset programming continues. from the time serial programming has begun, neither programmable flag will be valid until the full set of bits required to fill all the offset registers has been written. measuring from the rising wclk edge that achieves the above criteria; paf will be valid after two more rising wclk edges plus t paf , pae will be valid after the next two rising rclk edges plus t pae plus t skew2 . refer also to ld signal description for more information on flag offset programming and state requirements for ld and sen pins synchronous vs asynchronous programmable flag timing selection the idt v-iii and vx-iii can be configured during the master reset cycle with either synchronous or asynchronous timing for paf and pae flags by use of the pfm pin. if synchronous paf / pae configuration is selected (pfm, high during mrs ), the paf is asserted and updated on the rising edge of wclk only and not rclk. similarly, pae is asserted and updated on the rising edge of rclk only and not wclk. if asynchronous paf / pae configuration is selected (pfm, low during mrs ), the paf is asserted low on the low-to-high transition of wclk and paf is reset to high on the low-to-high transition of rclk. similarly, pae is asserted low on the low-to-high transition of rclk. pae is reset to high on the low-to-high transition of wclk.
13 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo the oe input is used to provide asynchronous control of the three-state qn outputs. read enable ( ren ) when read enable is low, data is loaded from the fifo array into the output register on the rising edge of every rclk cycle if the device is not empty. when the ren input is high, the output register holds the previous data and no new data is loaded into the output register. the data outputs q 0 -q n maintain the previous data value. every word accessed at q n , including the first word written to an empty fifo, must be requested using ren . when the last word has been read from the fifo, the empty flag ( ef ) will go low, inhibiting further read operations. ren is ignored when the fifo is empty. once a write is performed, ef will go high allowing a read to occur. the ef flag is updated by two rclk cycles + t skew after the valid wclk cycle. serial enable ( sen ) the sen input is an enable used only for serial programming of the offset registers. the serial programming method must be selected during master reset. sen is always used in conjunction with ld . when these lines are both low, data at the si input can be loaded into the program register one bit for each low-to-high transition of wclk. when sen is high, the programmable registers retains the previous settings and no offsets are loaded. sen functions the same way in both idt. refer to load ( ld ) pin and section ?programming flag offsets? for more information on offset programming. output enable ( oe ) when output enable is enabled (low), the parallel output buffers receive data from the output register. when oe is high, the output data bus (q n ) goes into a high impedance state. load ( ld ) this is a dual purpose pin. during master reset, the state of the ld input, along with fsel0 and fsel1, determines one of eight default offset values for the pae and paf flags, along with the serial programming option for these offset registers (see table 3). after master reset, the ld pin is used in conjunction with the sen pin to activate the programming process of the flag offset values pae and paf . pulling ld low will begin a serial loading of these offset values. depending on the default or serial programming option the state of ld and sen have to be considered before and after master reset. refer also to section ?programming flag offsets? for more information on offset programming. programming offsets with default values : with the ld pin together with the fsel0 and fsel1 the user has the option to choose one of eight preset values for both offset registers. during master reset the ld pin can be either high or low depending on the selected value. after master reset, ld must be high and should not change state. sen should be high during and after master reset and should not change state. serial programming of offset values : in order to select serial program- ming the ld pin has to be high during master. both, ld and sen pin have to toggle to low in order to initial the serial programming. ld should be high during normal fifo operation. programmable flag mode (pfm) during master reset, a low on pfm will select asynchronous program- mable flag timing mode. a high on pfm will select synchronous programmable flag timing mode. if asynchronous paf / pae configuration is selected (pfm, signal description inputs: data in (d 0 - d n ) data inputs for 16 or 32-bit wide data. controls: master reset ( mrs ) a master reset is accomplished whenever the mrs input is taken to a low state. this operation sets the internal read and write pointers to the first location of the ram array. pae will go low, paf will go high, hf will go high, ef will go low and ff will go high. si is supposed to be low during master reset. pfm control settings are defined during the master reset cycle. during a master reset, the output register is initialized to all zeroes. a master reset is required after power up, before a write operation can take place. mrs is asynchronous. partial reset ( prs ) a partial reset is accomplished whenever the prs input is taken to a low state. as in the case of the master reset, the internal read and write pointers are set to the first location of the ram array, pae goes low, paf goes high, hf goes high, ff will go high and ef will go low. the output register is initialized to all zeroes. prs is asynchronous. a partial reset is useful for resetting the device during the course of operation, when reprogramming programmable flag offset settings may not be convenient. serial in ( si ) at the time of master reset, si must be low. after master reset, si acts as a serial input for loading pae and paf offsets into the programmable registers. write clock (wclk) a write cycle is initiated on the rising edge of the wclk input. data setup and hold times must be met with respect to the low-to-high transition of the wclk. it is permissible to stop the wclk. note that while wclk is idle, the ff , paf and hf flags will not be updated. (note that wclk is only capable of updating hf flag to low). the write and read clocks can either be independent or coincident. write enable ( wen ) when the wen input is low, data may be loaded into the fifo array on the rising edge of every wclk cycle if the device is not full. data is stored in the fifo array sequentially and independently of any ongoing read operation. when wen is high, no new data is written in the fifo array on each wclk cycle. to prevent data overflow, ff will go low, inhibiting further write operations. upon the completion of a valid read cycle, ff will go high allowing a write to occur. the ff is updated by two wclk cycles + t skew after the rclk cycle. wen is ignored when the fifo is full. read clock (rclk) a read cycle is initiated on the rising edge of the rclk input. data can be read on the outputs, on the rising edge of the rclk input. it is permissible to stop the rclk. note that while rclk is idle, the ef , pae and hf flags will not be updated. (note that rclk is only capable of updating the hf flag to high). the write and read clocks can be independent or coincident.
14 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo low during mrs ), the pae is asserted low on the low-to-high transition of rclk. pae is reset to high on the low-to-high transition of wclk. similarly, the paf is asserted low on the low-to-high transition of wclk and paf is reset to high on the low-to-high transition of rclk. if synchronous pae / paf configuration is selected (pfm, high during mrs) , the pae is asserted and updated on the rising edge of rclk only and not wclk. similarly, paf is asserted and updated on the rising edge of wclk only and not rclk. the mode desired is configured during master reset by the state of the programmable flag mode (pfm) pin. outputs: full flag ( ff ) when the fifo is full, ff will go low, inhibiting further write operations. when ff is high, the fifo is not full. if no reads are performed after a reset (either mrs or prs ), ff will go low after d writes to the fifo (d = total number of words). ff is synchronous and updated on the rising edge of wclk. ff is a double register-buffered output. empty flag ( ef ) when the fifo is empty, ef will go low, inhibiting further read operations. when ef is high, the fifo is not empty. ef is synchronous and updated on the rising edge of rclk. ef is a double register-buffered output. programmable almost-full flag ( paf ) the programmable almost-full flag ( paf ) will go low when the fifo reaches the almost-full condition. if no reads are performed after reset ( mrs ), paf will go low after (d - m) words are written to the fifo. (d=total number of words, m = full offset value). the default setting for this value is stated in the footnote of table 1. if asynchronous paf configuration is selected, the paf is asserted low on the low-to-high transition of the write clock (wclk). paf is reset to high on the low-to-high transition of the read clock (rclk). if synchronous paf configuration is selected, the paf is updated on the rising edge of wclk. programmable almost-empty flag ( pae ) the programmable almost-empty flag ( pae ) will go low when the fifo reaches the almost-empty condition. pae will go low when there are n words or less in the fifo. the offset ?n? is the empty offset value. the default setting for this value is stated in the footnote of table 1. if asynchronous pae configuration is selected, the pae is asserted low on the low-to-high transition of the read clock (rclk). pae is reset to high on the low-to-high transition of the write clock (wclk). if synchronous pae configuration is selected, the pae is updated on the rising edge of rclk. half-full flag ( hf ) this output indicates a half-full fifo. the rising wclk edge that fills the fifo beyond half-full sets hf low. the flag remains low until the difference between the write and read pointers becomes less than or equal to half of the total depth of the device; the rising rclk edge that accomplishes this condition sets hf high. if no reads are performed after reset ( mrs or prs ), hf will go low after (d/2 + 1) writes to the fifo, where d = total number of words available in the fifo. because hf is updated by both rclk and wclk, it is considered asynchronous. data outputs (q 0 -q n ) (q 0 -qn) are data outputs for 16-bit or 32-bit wide data.
15 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo t 4 t 3 tdo tdo tdi/ tms tck trst t do notes to diagram: t1 = t tcklow t2 = t tckhigh t3 = t tckfall t4 = t tckrise t5 = trst (reset pulse width) t6 = trsr (reset recovery) 6163 drw07 t 5 t 6 t 1 t 2 t tck t dh t ds figure 2. standard jtag timing parameter symbol test conditions min. max. units jtag clock input period t tck - 100 - ns jtag clock high t tckhigh -40-ns jtag clock low t tcklow -40-ns jtag clock rise time t tckrise --5 (1) ns jtag clock fall time t tckfall --5 (1) ns jtag reset t rst -50-ns jtag reset recovery t rsr -50-ns ( v cc = 3.3v 5%; tcase = 0 c to +85 c) note: 1. guaranteed by design. system interface parameters idt72v14320 idt72v15320 idt72v16320 idt72v17320 idt72v18320 idt72v19320 parameter symbol test conditions min. max. units data output t do (1) -20ns data output hold t doh (1) 0-ns data input t ds t rise=3ns 10 - ns t dh t fall=3ns 10 - note: 1. 50pf loading on external output signals. jtag ac electrical characteristics
16 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo jtag interface five additional pins (tdi, tdo, tms, tck and trst ) are provided to support the jtag boundary scan interface. the idt72v14320/72v15320/ 72v16320/72v17320/72v18320/72v19320 incorporates the necessary tap controller and modified pad cells to implement the jtag facility. note that idt provides appropriate boundary scan description language program files for these devices. the standard jtag interface consists of four basic elements: ? test access port (tap) ? tap controller ? instruction register (ir) ? data register port (dr) the following sections provide a brief description of each element. for a complete description refer to the ieee standard test access port specification (ieee std. 1149.1-1990). the figure below shows the standard boundary-scan architecture figure 3. boundary scan architecture test access port (tap) the tap interface is a general-purpose port that provides access to the internal of the processor. it consists of four input ports (tclk, tms, tdi, trst ) and one output port (tdo). the tap controller the tap controller is a synchronous finite state machine that responds to tms and tclk signals to generate clock and control signals to the instruction and data registers for capture and update of data. t a p tap cont- roller mux deviceid reg. boundary scan reg. bypass reg. clkdr, shiftdr updatedr tdo tdi tms tclk trst clklr, shiftlr updatelr instruction register instruction decode control signals 6163 drw08
17 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo refer to the ieee standard test access port specification (ieee std. 1149.1) for the full state diagram all state transitions within the tap controller occur at the rising edge of the tclk pulse. the tms signal level (0 or 1) determines the state progression that occurs on each tclk rising edge. the tap controller takes precedence over the fifo memory and must be reset after power up of the device. see trst d escription for more details on tap controller reset. test-logic-reset all test logic is disabled in this controller state enabling the normal operation of the ic. the tap controller state machine is designed in such a way that, no matter what the initial state of the controller is, the test-logic-reset state can be entered by holding tms at high and pulsing tck five times. this is the reason why the test reset ( trst ) pin is optional. run-test-idle in this controller state, the test logic in the ic is active only if certain instructions are present. for example, if an instruction activates the self test, then it will be executed when the controller enters this state. the test logic in the ic is idles otherwise. select-dr-scan this is a controller state where the decision to enter the data path or the select-ir-scan state is made. select-ir-scan this is a controller state where the decision to enter the instruction path is made. the controller can return to the test-logic-reset state other wise. figure 4. tap controller state diagram test-logic reset run-test/ idle 1 0 0 select- dr-scan select- ir-scan 1 1 1 capture-ir 0 capture-dr 0 0 exit1-dr 1 pause-dr 0 exit2-dr 1 update-dr 1 exit1-ir 1 exit2-ir 1 update-ir 1 1 0 1 1 1 6163 drw09 0 shift-dr 0 0 0 shift-ir 0 0 pause-ir 0 1 input = tms 0 0 1 notes: 1. five consecutive tck cycles with tms = 1 will reset the tap. 2. tap controller does not automatically reset upon power-up. the user must provide a reset to the tap controller (either by trst or tms). 3. tap controller must be reset before normal fifo operations can begin. capture-ir in this controller state, the shift register bank in the instruction register parallel loads a pattern of fixed values on the rising edge of tck. the last two significant bits are always required to be ?01?. shift-ir in this controller state, the instruction register gets connected between tdi and tdo, and the captured pattern gets shifted on each rising edge of tck. the instruction available on the tdi pin is also shifted in to the instruction register. exit1-ir this is a controller state where a decision to enter either the pause- ir state or update-ir state is made. pause-ir this state is provided in order to allow the shifting of instruction register to be temporarily halted. exit2-dr this is a controller state where a decision to enter either the shift- ir state or update-ir state is made. update-ir in this controller state, the instruction in the instruction register is latched in to the latch bank of the instruction register on every falling edge of tck. this instruction also becomes the current instruction once it is latched. capture-dr in this controller state, the data is parallel loaded in to the data registers selected by the current instruction on the rising edge of tck. shift-dr, exit1-dr, pause-dr, exit2-dr and update-dr these controller states are similar to the shift-ir, exit1-ir, pause-ir, exit2-ir and update-ir states in the instruction path.
18 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo the instruction register the instruction register allows an instruction to be shifted in serially into the processor at the rising edge of tclk. the instruction is used to select the test to be performed, or the test data register to be accessed, or both. the instruction shifted into the register is latched at the completion of the shifting process when the tap controller is at update- ir state. the instruction register must contain 4 bit instruction register-based cells which can hold instruction data. these mandatory cells are located nearest the serial outputs they are the least significant bits. test data register the test data register contains three test data registers: the bypass, the boundary scan register and device id register. these registers are connected in parallel between a common serial input and a common serial data output. the following sections provide a brief description of each element. for a complete description, refer to the ieee standard test access port specification (ieee std. 1149.1-1990). test bypass register the register is used to allow test data to flow through the device from tdi to tdo. it contains a single stage shift register for a minimum length in serial path. when the bypass register is selected by an instruction, the shift register stage is set to a logic zero on the rising edge of tclk when the tap controller is in the capture-dr state. the operation of the bypass register should not have any effect on the operation of the device in response to the bypass instruction. the boundary-scan register the boundary scan register allows serial data tdi be loaded in to or read out of the processor input/output ports. the boundary scan register is a part of the ieee 1149.1-1990 standard jtag implementation. the device identification register the device identification register is a read only 32-bit register used to specify the manufacturer, part number and version of the processor to be determined through the tap in response to the idcode instruction. idt jedec id number is 0xb3. this translates to 0x33 when the parity is dropped in the 11-bit manufacturer id field. for the idt72v14320/72v15320/72v16320/72v17320/72v18320/ 72v19320, the part number field contains the following values: idt72v14320/15320/16320/17320/18320/19320 jtag device identification register 31(msb) 28 27 12 11 1 0(lsb) version (4 bits) part number (16-bit) manufacturer id (11-bit) 0x0 0x33 1 jtag instruction register the instruction register allows instruction to be serially input into the device when the tap controller is in the shift-ir state. the instruction is decoded to perform the following: ? select test data registers that may operate while the instruction is current. the other test data registers should not interfere with chip operation and the selected data register. ? define the serial test data register path that is used to shift data between tdi and tdo during data register scanning. the instruction register is a 4 bit field (i.e. ir3, ir2, ir1, ir0) to decode 16 different possible instructions. instructions are decoded as follows. hex instruction function value 0x00 extest select boundary scan register 0x02 idcode select chip identification data register 0x01 sample/preload select boundary scan register 0x03 high-impedance jtag 0x0f bypass select bypass register jtag instruction register decoding the following sections provide a brief description of each instruction. for a complete description refer to the ieee standard test access port specification (ieee std. 1149.1-1990). extest the required extest instruction places the ic into an external boundary- test mode and selects the boundary-scan register to be connected between tdi and tdo. during this instruction, the boundary-scan register is accessed to drive test data off-chip via the boundary outputs and receive test data off-chip via the boundary inputs. as such, the extest instruction is the workhorse of ieee. std 1149.1, providing for probe-less testing of solder-joint opens/shorts and of logic cluster function. iidcode the optional idcode instruction allows the ic to remain in its functional mode and selects the optional device identification register to be connected between tdi and tdo. the device identification register is a 32-bit shift register containing information regarding the ic manufacturer, device type, and version code. accessing the device identification register does not interfere with the operation of the ic. also, access to the device identification register should be immediately available, via a tap data-scan operation, after power-up of the ic or after the tap has been reset using the optional trst pin or by otherwise moving to the test-logic-reset state. sample/preload the required sample/preload instruction allows the ic to remain in a normal functional mode and selects the boundary-scan register to be connected between tdi and tdo. during this instruction, the boundary-scan register can be accessed via a date scan operation, to take a sample of the functional data entering and leaving the ic. this instruction is also used to preload test data into the boundary-scan register before loading an extest instruction. device part# field idt72v14320 04e5 idt72v15320 04e4 idt72v16320 04e3 idt72v17320 04e2 idt72v18320 04e1 idt72v19320 04e0
19 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo high-impedance the optional high-impedance instruction sets all outputs (including two-state as well as three-state types) of an ic to a disabled (high-impedance) state and selects the one-bit bypass register to be connected between tdi and tdo. during this instruction, data can be shifted through the bypass register from tdi to tdo without affecting the condition of the ic outputs. bypass the required bypass instruction allows the ic to remain in a normal functional mode and selects the one-bit bypass register to be connected between tdi and tdo. the bypass instruction allows serial data to be transferred through the ic from tdi to tdo without affecting the operation of the ic.
20 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo figure 5. master reset timing 6163 drw10 fsel0, fsel1 sen t rsf t rsf oe = high oe = low pae paf , hf q 0 - q n t rsf ef ff t rsf t rsf t rss t rss pfm t rss mrs t rsr ren t rss si t rsr t rsr wen t rss t rss t rs ld t rsr t rss
21 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo t rs prs t rsr ren t rss 6163 drw11 t rsr wen sen t rsf t rsf oe = high oe = low pae paf , hf q 0 - q n t rsf ef ff t rsf t rsf t rss t rss figure 6. partial reset timing
22 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo d 0 - d n wen rclk ren t enh t enh q 0 - q n data read next data read data in output register t skew1 (1) 6163 drw12 wclk no write 1 2 1 2 t ds no write t wff t wff t wff t a t ens t ens t skew1 (1) t ds t a d x t dh t clk t clkh t clkl d x +1 t wff t dh ff no operation rclk ren 6163 drw13 ef t clk t clkh t clkl t enh t ref t a t olz t oe q0 - qn oe wclk (1) t skew1 wen d0 - dn t ens t ens t enh t ds t dh d 0 1 2 t olz no operation last word d 0 d 1 d 1 t ens t enh t ds t dh t ohz last word t ref t enh t ens t a t a t ref t ens t enh notes: 1. t skew1 is the minimum time between a rising rclk edge and a rising wclk edge to guarantee that ff will go high (after one wclk cycle pus t wff ). if the time between the rising edge of the rclk and the rising edge of the wclk is less than t skew1 , then the ff deassertion may be delayed one extra wclk cycle. 2. ld = high, oe = low, ef = high figure 7. write cycle and full flag timing figure 8. read cycle, empty flag and first data word latency timing notes: 1. t skew1 is the minimum time between a rising wclk edge and a rising rclk edge to guarantee that ef will go high (after one rclk cycle plus t ref ). if the time between the rising edge of wclk and the rising edge of rclk is less than t skew1 , then ef deassertion may be delayed one extra rclk cycle. 2. ld = high. 3. first data word latency = t skew1 + 1*t rclk + t ref.
23 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo wclk sen si 6163 drw20 t enh t ens t lds ld t ds bit 0 empty offset bit x bit 0 full offset (1) t enh bit x (1) t ldh t dh t ldh wclk wen paf rclk (3) t pafs ren 6163 drw23 d - (m+1) words in fifo (2) d - m words in fifo (2) 1 2 12 d-(m+1) words in fifo ( 2) t pafs t enh t ens t skew2 t enh t ens t clkl t clkl figure 9. serial loading of programmable flag registers note: 1. x = 9 for the idt72v14320 (total of 20 bits), x = 10 for the idt72v15320 (total of 22 bits), x = 11 for the idt72v15160 and i dt72v16320 (total of 24 bits), x = 12 for the idt72v16160, and idt72v17320 (total of 26 bits), x = 13 for the idt72v17160 and idt72v18320 (total of 28 bits), x = 14 for the idt72v18160 a nd idt72v19320 (total of 30 bits), x = 15 for the idt72v19160 (total of 32 bits). notes: 1. m = paf offset. 2. d = maximum fifo depth. v-iii: d = 4,096 for the idt72v15160 and 8,192 for the idt72v16160, 16,384 for the idt72v17160 and 32,768 for the idt72v18160, 65,526 for the idt72v19160. vx-iii: d = 1,024 for the idt72v14320, 2,048 for the idt72v15320, 4,096 for the idt72v16320 and 8,192 for the idt72v17320, 16,3 84 for the idt72v18320 and 32,768 for the idt72v19320. 3. t skew2 is the minimum time between a rising rclk edge and a rising wclk edge to guarantee that paf will go high (after one wclk cycle plus t pafs ). if the time between the rising edge of rclk and the rising edge of wclk is less than t skew2 , then the paf deassertion time may be delayed one extra wclk cycle. 4. paf is asserted and updated on the rising edge of wclk only. 5. select this mode by setting pfm high during master reset. figure 10. synchronous programmable almost-full flag timing
24 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo wclk t enh t clkh t clkl wen pae rclk t ens n words in fifo , t paes t skew2 t paes 12 12 (2) ren 6163 drw24 t ens t enh n+1 words in fifo n words in fifo wclk t clkh t clkl t ens t enh wen paf t ens t pafa d - (m + 1) words in fifo rclk t pafa ren 6163 drw25 d - m words in fifo d - (m + 1) words in fifo notes: 1. n = pae offset. 2. t skew2 is the minimum time between a rising wclk edge and a rising rclk edge to guarantee that pae will go high (after one rclk cycle plus t paes ). if the time between the rising edge of wclk and the rising edge of rclk is less than t skew2 , then the pae deassertion may be delayed one extra rclk cycle. 3. pae is asserted and updated on the rising edge of wclk only. 4. select this mode by setting pfm high during master reset. figure 11. synchronous programmable almost-empty flag timing notes: 1. m = paf offset. 2. d = maximum fifo depth. v-iii: d = 4,096 for the idt72v15160 and 8,192 for the idt72v16160, 16,384 for the idt72v17160 and 32,768 for the idt72v18160, 65,526 for the idt72v19160. vx-iii: d = 1,024 for the idt72v14320, 2,048 for the idt72v15320, 4,096 for the idt72v16320 and 8,192 for the idt72v17320, 16,3 84 for the idt72v18320 and 32,768 for the idt72v19320. 3. paf is asserted to low on wclk transition and reset to high on rclk transition. 4. select this mode by setting pfm low during master reset. figure 12. asynchronous programmable almost-full flag timing
25 industrial temperature range idt72v15160/16160/17160/18160/19160 - 3.3v 16-bit v-iii multimedia fifo idt72v14320/15320/16320/17320/18320/19320 - 3.3v 32-bit vx-iii multimedia fifo wclk t ens t enh wen hf t ens t hf rclk t hf ren 6163 drw27 t clkl t clkh d/2 words in fifo d/2 + 1 words in fifo d/2 words in fifo wclk t clkh t clkl t ens t enh wen pae t ens t paea n + 1 words in fifo n words in fifo rclk t paea ren 6163 drw26 n words in fifo notes: 1. n = pae offset. 2. pae is asserted low on rclk transition and reset to high on wclk transition. 3. select this mode by setting pfm low during master reset. figure 13. asynchronous programmable almost-empty flag timing notes: 1. d = maximum fifo depth. v-iii: d = 4,096 for the idt72v15160 and 8,192 for the idt72v16160, 16,384 for the idt72v17160 and 32,768 for the idt72v18160, 65,526 for the idt72v19160. vx-iii: d = 1,024 for the idt72v14320, 2,048 for the idt72v15320, 4,096 for the idt72v16320 and 8,192 for the idt72v17320, 16,3 84 for the idt72v18320 and 32,768 for the idt72v19320. figure 14. half-full flag timing
26 corporate headquarters for sales: for tech support: 2975 stender way 800-345-7015 or 408-727-6116 408-330-1753 santa clara, ca 95054 fax: 408-492-8674 email: fifoh elp@idt.com www.idt.com ordering information thin plastic quad flatpack (tqfp, pn80-1, pk128-1) plastic ball grid array (pbga, bb144-1, vx-iii only) low power 6163 drw05 pf bb idt xxxxx device type x power xx speed x package x process / temperature range i industrial (-40 c to +85 c) l 4,096 x 16 ? 3.3v multimedia fifo, v-iii 8,192 x 16 ? 3.3v multimedia fifo, v-iii 16,384 x 16 ? 3.3v multimedia fifo, v-iii 32,768 x 16 ? 3.3v multimedia fifo, v-iii 65,526 x 16 ? 3.3v multimedia fifo, v-iii 1,024 x 32 ? 3.3v multimedia fifo, vx-iii 2,048 x 32 ? 3.3v multimedia fifo, vx-iii 4,096 x 32 ? 3.3v multimedia fifo, vx-iii 8,192 x 32 ? 3.3v multimedia fifo, vx-iii 16,384 x 32 ? 3.3v multimedia fifo, vx-iii 32,768 x 32 ? 3.3v multimedia fifo, vx-iii 72v15160 72v16160 72v17160 72v18160 72v19160 72v14320 72v15320 72v16320 72v17320 72v18320 72v19320 clock cycle time (t clk ) speed in nanoseconds industrial 10 datasheet document history 11/17/2003 pg. 1.

▲Up To Search▲

Price & Availability of IDT72V14320L10BBI

	To Download IDT72V14320L10BBI Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .